24-bit Phase Error in units of 149.8 MHz sample clock cycles. The lower eight bits of the 24-bit field MUST be padded with zeros and MUST NOT be used by the DTI server. The value MUST be a signed 2's complement number. If the DTI client supports more bits of resolution, the DTI client MUST round the reported value to the nearest integer sample clock cycle.